The behaviors of the gate induced drain leakage ͑GIDL͒ stress during the single and alternating stresses were investigated. A combination of threshold voltage V th and GIDL current I gidl has been applied to investigate n-channel metal-oxide-semiconductor field-effect transistors with different gate oxide thicknesses. The recovery and enhancement of V th depending on the gate oxide thickness, are found to result from the GIDL stress in the two processes. This study reveals that different behaviors of GIDL stress for different gate oxide thicknesses are attributed to the rivalship between the hole-induced carrier mobility increase and the interface states-induced increase in lightly doped drain resistance. © 2009 American Institute of Physics. ͓doi:10.1063/1.3250435͔
The gate-induced drain leakage ͑GIDL͒ current is induced by the band-to-band tunneling effect in the strong accumulation mode and generated in the gate-to-drain overlap region in metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒. 1 The strong GIDL condition/or GIDL stress can introduce localized hot hole injection into the gate oxide and result in the instability of the device. Many efforts have been devoted to this field. [2] [3] [4] However, these researches rarely focused on the on-state threshold voltage V th . Recently, it was reported that silicon-oxide-nitride-oxide-silicon ͑SONOS͒ electrically erasable programmable read-only memory ͑EEPROM͒ devices utilize hot electron injection at V g = V d condition for programing ͑P͒ and the GIDL stress induced hot hole injection for erase ͑E͒. 5, 6 Since the hot electrons and hot holes during the P/E process can alternately damage the gate oxide, a reliability problem arises: how does GIDL stress behave in alternating stress process in the gate oxide. However, few attentions have been given to the problem so far.
This paper aims at studying the behaviors of GIDL stress in the single and alternating stress conditions in lightly doped drain ͑LDD͒ nMOSFETs. The device's degradation induced by GIDL stress, becomes complicated due to the combination of the LDD resistance degradation and the hot holes trapping, which is closely related to the oxide thickness. 7 This paper adopted the method of comparing effects of GIDL stress on the devices with the thinner ͑1.4 nm͒ and thicker ͑4 nm͒ oxides to clarify the mechanisms of GIDL stress. The mechanisms were given in more detail.
LDD nMOSFETs are fabricated utilizing a 90 nm complementary MOS technology and the oxide is formed by a decoupled plasma nitridation ͑DPN͒ process. DPN ͑Ref. 8͒ is a novel method to create an oxynitride gate dielectric with high nitrogen incorporation at the oxynitride/poly interface and low nitrogen at the Si/oxynitride interface. The devices have the same gate length of 0.16 m and gate width of 6 m, but two different oxide thicknesses of 1.4 and 4 nm.
The operation drain voltages were 1.1 and 1.8 V for 1.4 and 4 nm gate oxide devices, respectively.
During the measurement, source contact is grounded with respect to the drain voltage. Single and alternative stresses were applied to nMOSFETs, respectively. GIDL current I gidl and V th before and after stress were measured and analyzed for each oxide thickness. V th was defined as the gate voltage at which the drain current is
GIDL stress can induce hot hole injection into the gate oxide above the LDD overlap region in the single and alternating stress periods. For single stress, the total GIDL stress time is 500 s. During the alternating stress, the electron injection stress and GIDL stress alternately apply to the device and every stress period is 500 s. To investigate this GIDL stress, we mainly study the GIDL current I gidl and V th after stress because these two parameters are closely related to the stress-induced damage in the oxide.
At a high electric field, the trapped charges can alter the drain-to-gate electric field and dominate I GIDL due to the band-to-band tunneling. However, at a low electric field, interface states dominate I GIDL due to the trap-assisted tunneling.
9,10 Thus, to avoid any influence of the interface states on I gidl , I gidl at high V dg region after GIDL stress was measured to monitor the trapped charges. In this paper, I gidl was measured at a high V dg region ͑V d = 1.1 V and V g = −1.3 V͒. Moreover, the hot hole trapping decreases the silicon surface field and increases the electron tunneling length. Therefore, the band-to-band tunneling decreases, and the I gidl decays with time, as shown in Fig. 1͑a͒ . On the other hand, the hot electron trapping can make the energy band bend upward, consequently the tunneling length decreases and band-to-band tunneling becomes enhanced and I gidl becomes large, as shown in Fig. 1͑b͒ . Thus, monitoring the variation of I gidl at a high electric field after the stress period can also be used to clarify which type of charge exists in the gate oxide.
However, V th is well known that it can be influenced by both the trapped charge and the interface state. Therefore, we use the difference between I gidl and V th after stress to figure out the behavior for GIDL stress through combining this variation of I gidl and V th . So in the selected time intervals ͑per 100 s͒, I gidl and V th are monitored. All electrical tests were performed by using the HP4156B semiconductor parameter analyzer.
Figures 2͑a͒ and 2͑b͒ show V th and I gidl as functions of stress time for the thinner and thicker gate oxide LDD nMOSFETs under the GIDL stress condition, respectively. GIDL stress condition is that V d = 2.1 V, V g = −1.3 V for 1.4 nm and V d = 2.4 V, V g = −2.0 V for 4 nm. The applied GIDL stress is the single stress. It is worthy to notify that for both the cases, I gidl decreases when the stress time increases. This indicates that hot holes are trapped in the oxide of these two devices under the GIDL stress condition. It can be also seen that for the thinner oxide case, V th increases with increasing stress time. However, for the case of a thicker oxide, V th initially decreases and then increases by increasing the stress time. The different variations of V th result from the difference of the roles of trapped hot holes compensating the effects of interface states in the oxide above LDD overlap region. In, 11 V th was insensitive to the trapped charge out of the channel, but J.R. Shih et al. 12 considered that the charge trapped at the oxide above LDD region can lead to a shift of V th . We suggest that the charges trapped in the overlap region still affect V th because this region is still in the control of the gate, although this effect is small. In this way, holes will inject into the oxide above LDD overlap region, and be trapped companied with creating a number of interface states. The hot holes trapped in the oxide around the overlap region can reduce V th . The induced interface states can increase LDD resistance, which increases V th . Since the trapped charge Q T can be described in 7 by Q T ϰ T ox , the trapped holes in the thinner oxide are very few. Consequently, the effect of the interface states on the V th dominates on the general variation of V th . So the interface states increase with increasing the time and V th shifts positively, as shown in Fig. 2͑a͒ . For the thicker oxide, the number of hot holes trapped during stress is large. So the effect of holes compensating interface states is dominated and consequently V th shifts negatively at onset of stress. However, with prolonged stress time, the hot hole trapping rate becomes slow, evidenced by the I gidl degradation slowing down in Fig. 2͑b͒ , and the interface states created by hole injection gradually become larger. So the influence of these interface states on V th begins to dominate and then the general V th starts to shift positively later by increasing stress time, as shown in Fig. 2͑b͒ .
To get a deep insight for GIDL stress in LDD nMOSFET, we further investigated its behaviors during alternating stress process. Figures 3͑a͒ and 3͑b͒ show the V th and I gidl degradations as a function of time measured during alternating stress conditions for the thinner and thicker gate oxide LDD nMOSFET, respectively. In Fig. 3͑a͒ , I gidl and V th shift are plotted for alternating stress conditions applied on one transistor, starting with an electron injection condition stress ͑V d = V g = 2.1 V͒, followed by a GIDL stress ͑V d = 2.1 V, V g = −1.3 V͒, an electron injection condition ͑V d = V g = 2.1 V͒, and again a GIDL stress condition ͑V d = 2.1 V, V g = −1.3 V͒. The alternating stress means that the gate-to-drain voltage polarity is switched. During the first period, i.e., hot electron injection, I gidl shifts positively. This indicates that negative charge centers Q e are formed in the thinner oxide, as shown in Fig. 4͑a͒ . The trapped electrons result in a mobility reduction, an LDD resistance increase induced by the interface states and corresponding positive V th shift. The following GIDL stress causes the trapping of hot holes. These holes rapidly neutralizes the negative charge centers and further formed many positive charge centers Q h , implied by the I gidl shift from positive to negative in Fig. 3͑a͒ . However, these holes do not decrease V th . The reason for this is mentioned above in the single GIDL stress. After the second period, there are Q e ͑hole-neutralized negative charge centers͒, Q ne ͑additional created neutral electron traps Q ne , which are induced by hole injection 13 ͒ and Q h ͑the positive charge centers͒, as shown in the Fig. 4͑b͒ So during the third period hot electrons rapidly neutralize the positive charge Q h , charge the neutral electron traps Q e + Q ne and form some negative charge centers, as shown in Fig. 4͑c͒ . This is clarified by the I gidl degradation in the third period shifts positively much more than that due to the negative charges Q e in the first period in Fig. 3͑a͒ . Meanwhile, these electrons create a lot of interface states. Since the trapped electrons can reduce the carrier mobility and the electron-induced created interface states can increase the LDD resistance, corresponding V th increases sharply. However, the influence of the trapped electron on V th in this period becomes larger than that in the first period, because the number of trapped electrons becomes larger. After the following GIDL stress, hot holes neutralize these negative charges and thus recover the trapped electron induced mobility degradation. As shown in Fig. 3͑a͒ , I gidl shift is zero at 1600 s point, indicating that there is no trapped charge in the oxide. Although some interface states are created by hot hole injection in the fourth period, they are much smaller compared to the neutralized negative charges. However, as the hole injection continues, more interface states are created, and the effect of interface states starts to dominate. V th begin to increase, despite of a lot of hot holes trapped in the oxide, as shown in the Fig. 4͑d͒ .
For the thicker oxide in Fig. 3͑b͒ , V th has the same shift trends as I gidl . In the first period of election injection at V d = V g = 2.4 V, electrons are trapped and interface states are created. The number of trapped electrons is so large for thicker oxide that hot holes neutralize these trapped electrons during the following GIDL stress period at V d = 2.4 V and V g = −2.0 V. They recover the trapped electrons-induced carrier mobility degradation strongly. It should be notify that the holes can create additional interface states and cause V th to increase. However, the recovery in mobility dominates over the interface states induced degradation, and correspondingly V th drops. In the second period in Fig. 3͑b͒ , V th degradation steps into saturation stage. This is attributed to the equilibrium between the effect of the increased interface states and the increased trapped hot holes on the V th . During the third period at V d = V g = 2.4 V, electrons have the same role as that in the third period for the 1.4 nm oxide case. During the fourth period ͑GIDL stress: V d = 2.4 V and V g = −2.0 V͒, hot holes cause the carrier mobility to recover and V th to drop. The difference of this case and the 1.4 nm oxide case is that V th decreases with the prolonged stress time in the fourth period in Fig. 3͑b͒ . This means that trapped hot holes dominate this process compared to the interface states. All the processes are illustrated in the Fig. 4 . This paper characterized the GIDL stress induced damage under the single and alternating stress conditions. Under the single GIDL stress, V th increases for the thinner oxide ͑1.4 nm͒, while decreases initially and then increases for the thicker oxide ͑4 nm͒. During the alternating process, for both the thinner and thicker oxide cases, the recovery depends mainly on the increase of the hole-induced carrier mobility. Moreover, the results of recovery are distinctly different because the roles of carrier mobility increase on V th degradation for the thinner and thicker oxide are different. This mechanism helps to understand well the damage at the interface above the LDD region in LDD MOSFET and the damage during the P/E operations in SONOS EEPROM. 
